

1

2

1. A method of controlling a flow of serial data across an Radio Frequency (RF) barrier of an RF enclosure, comprising:

3

5

a processor sending one or more control data using one or more lines of a serial control data bus;

6

7

8

an interface electronics module, receiving the one or more lines of the serial control data bus and selecting one or more signals corresponding to one or more addresses of the one or more lines; and

10

11

12

13

the interface electronics module, sending the selected one or more signals to an electronics module within the RF enclosure.

14

15

16

2. The method of claim 1, wherein selecting the one or more signals further comprises selecting each signal with a same line value.

17

18

19

3. The method of claim 1, wherein the processor is a microprocessor.

20

21

4. The method of claim 1, wherein integrated circuit techniques are used to select the one or more signals.

22

10004436-103101

Sub A1

1

2 5. The method of claim 1, wherein the serial control data bus is an SPI
3 bus.

4

5 6. The method of claim 1, wherein the one or more signals are
6 selected by the processor.

7

8 7. The method of claim 1, wherein the interface electronics module
9 further comprises an RF filtered connector.

10

11 8. The method of claim 7, wherein one or more Schmitt trigger input
12 buffers are used to eliminate potential noise problems caused by
13 the RF filtered connectors.

14

15 9. A structure for controlling a flow of serial data across an Radio
16 Frequency (RF) barrier of an RF enclosure, comprising:

17

18 a processor, operable to send and receive data, coupled to one
19 or more lines of a serial control data bus;

20

21 an interface electronics module, operable to select one or more
22 signals corresponding to one or more addresses of the one or

10001436-103101

AR

1 more lines of the serial control data bus, said RF interface
2 module coupled to an RF enclosure; and

3
4 an electronics module physically located within the RF cavity,
5 operable to receive the one or more lines selected by the
6 interface electronics module, said electronics module coupled to
7 the interface electronics module.

8
9 10. The structure of claim 9, wherein the interface electronics module
10 selects each signal with a same line number.

11
12 11. The structure of claim 9, wherein the processor is a microprocessor.

13
14 12. The structure of claim 9, wherein integrated circuit techniques are
15 used to select the one or more signals.

16
17 13. The structure of claim 9, wherein the serial control data bus is an
18 SPI bus.

19
20 14. The structure of claim 9, wherein the one or more signals are
21 selected by the processor.

22

1000146-103101

Ar

1 15. The structure of claim 9, wherein an RF filtered connector is
 2 coupled to the interface electronics module and to the RF
 3 enclosure, said RF enclosure providing an interface to the RF
 4 cavity.

5
 6 16. The structure of claim 15, wherein one or more Schmitt trigger input
 7 buffers are used to eliminate potential noise problems caused by
 8 the RF filtered connectors.

9
 10 17. The method of claim 1, wherein sending the selected one or more
 11 signals to the electronics module within the RF enclosure is
 12 performed in accordance with a gating functionality of the interface
 13 electronics module.

14
 15 18. The method of claim 17, wherein the gating functionality is a
 16 temporal gating functionality.

17
 18
 19

10010591-1